





主要用途

高速开关应用。

极限值 (T_a=25°C)

T _{stg}	贮存温度	-55~150°C
T _j	结温	150°C
V _{DSS}	漏极—源极电压	900V
V _{GS}	栅极—源极电压	±30V
I _D	漏极电流 (T _c =25°C)	6.0A
I _{DM}	漏极电流 (脉冲) (注 1)	24A
P _D	耗散功率 (T _c =25°C)	56W

外形图及引脚排列



电参数 (T_a=25°C)

参数符号	符号说明	最小值	典型值	最大值	单位	测试条件
BV _{DSS}	漏—源极击穿电压	900			V	I _D =250 μA, V _{GS} =0V
I _{DSS}	零栅压漏极电流			10	μA	V _{DS} =900V, V _{GS} =0
I _{GSS}	栅极泄漏电流			±100	nA	V _{GS} =±30V, V _{DS} =0V
V _{GS(th)}	栅—源极开启电压	2.5		4.5	V	V _{DS} =V _{GS} , I _D =250 μA
R _{DS(on)}	漏—源极导通电阻		1.95	2.4	Ω	V _{GS} =10V, I _D =3.0A
C _{iss}	输入电容		1550	2010	pF	V _{DS} =25V, V _{GS} =0, f=1MHz
C _{oss}	输出电容		145	190	pF	
C _{rss}	反向传输电容		15	20	pF	
t _{d(on)}	导通延迟时间		40	80	nS	V _{DS} =450V, I _D =6.0A (峰值) R _G =25 Ω (注 2)
t _r	上升时间		120	240	nS	
t _{d(off)}	断开延迟时间		60	120	nS	
t _f	下降时间		70	140	nS	V _{DS} =720V V _{GS} =10V I _D =6.0A (注 2)
Q _g	栅极总电荷		35	45	nC	
Q _{gs}	栅极—源极电荷		10		nC	
Q _{gd}	栅极—漏极电荷		13		nC	
I _s	源极—漏极二极管正向电流			6.0	A	
V _{SD}	源极—漏极二极管导通电压			1.4	V	I _s =6.0A, V _{GS} =0
R _{th(j-c)}	热阻			2.25	°C/W	结到外壳

*注 1: 漏极电流受最大结温限制。

*注 2: 脉冲测试, 宽度 ≤ 300 μs, 占空比 ≤ 2%



典型特性曲线




Figure 1. On Region Characteristics




Figure 2. Transfer Characteristics




Figure 3. On Resistance Variation vs Drain Current and Gate Voltage




Figure 4. Body Diode Forward Voltage Variation with Source Current and Temperature




Figure 5. Capacitance Characteristics




Figure 6. Gate Charge Characteristics



典型特性曲线




Figure 7. Breakdown Voltage Variation vs Temperature




Figure 8. On-Resistance Variation vs Temperature




Figure 9. Maximum Safe Operating Area




Figure 10. Maximum Drain Current vs Case Temperature




Figure 11. Transient Thermal Response Curve



■ 典型特性曲线

Fig 12. Gate Charge Test Circuit & Waveform




Fig 13. Resistive Switching Test Circuit & Waveforms





Fig 14. Unclamped Inductive Switching Test Circuit & Waveforms





■ 特性曲线

Fig 15. Peak Diode Recovery dv/dt Test Circuit & Waveforms

